a memory for storing said address table, wherein to each address table entry for said pieces a delta time duration value is assigned, wherein such delta time duration value is the difference between the arrival time of a first data packet of a piece and the arrival time of a data packet following immediately a last data packet of said piece;

means for calculating a value for a target piece address, wherein the corresponding delta time durations become accumulated until a given time value is most closely reached towards said target piece.

8. Device according to claim 7, wherein said delta time duration values are assigned in said address table using a running index and wherein the running index of the target piece table entry becomes multiplied by a constant bit number in order to compute an address value.

9. Device according to claim 7, wherein the size of said piece corresponds to a number of bits of an ECC block or a multiple thereof.

REMARKS

No fee is believed due in regard to the present preliminary amendment. However, if a fee is due, please charge the fee to Deposit Account 07-0832. Should any questions arise regarding any of the above, the Examiner is requested to contact the undersigned at 609-734-9650.

Respectfully submitted,
Harald Schiller, et al.

By: Paul P. Kiel,
Attorney for Applicants
Reg. No. 40,677

Date: June 21, 2001

THOMSON multimedia Licensing Inc.
Patent Operation
PO Box 5312
Princeton, NJ 08543-5312

Version with markings to show changes made.

The HAT table depicted in Fig. 5 contains for each piece or VOBU (VOBU#1 to VOBU#n) of the bitstream to be recorded or of the recorded bitstream a corresponding absolute or delta time duration entry ΔDUR#1 to ΔDUR#n. [DAC] DAV denotes a desired address or target address in the bitstream. VOBU#1 to VOBU#n each concern a constant number of bits of the bitstream.